CS 453/698: Software and Systems Security

Module: Hardware & Mobile Security

Lecture: Trusted Execution Environments

Adam Caulfield *University of Waterloo*Spring 2025

Reminders & Recap

Reminders:

- A4 is released
 - Due July 25th
- Send your research project proposals to Meng and me!

Recap – last time we covered:

Trusted Platform Modules

- Root of trust for storage → storage root key
- Root of trust for reporting → endorsement key
- Architecture & Operations
- TPM-based attestation protocols
 - · Quote-based
 - Seal-based

Today

Continue: Hardware and Mobile Security

What are some techniques that address limitations of TPMs?

Some limitations of TPMs...

- Not programmable
 - Dedicated cryptographic co-processor
 - Fixed functionality
- Do not provide a runtime environment:
 - Protects secrets from compromised host
 - Provides integrity of reports despite compromised host
- Passive module
 - No availability guarantees if the host is compromised

System Security (so far)

- Boot process loads the runtime environment (e.g., the OS)
- Further runtime security typically provided by the OS
 - OS provides inter-process isolation
 - Virtualization via memory management units (MMUs)
 - A core component for many other runtime security features
 - Control Flow Integrity
 - Compartmentalization
 - Etc...

System Security (so far)

- Boot process loads the runtime environment (e.g., the OS)
- Further runtime security typically provided by the OS
 - OS provides inter-process isolation
 - Virtualization via memory management units (MMUs)
 - A core component for many other runtime security features
 - Control Flow Integrity
 - Compartmentalization
 - Etc...
- OS also does a lot of other things for our system...
 - Memory allocation, configuring MMU, context switches
 - Task scheduling
 - Interfacing with hardware peripherals
 - Disk, network stack, GPU
 - TPM & MMU

System Security (so far)


- Boot process loads the runtime environment (e.g., the OS)
- Further runtime security typically provided by the OS
 - OS provides inter-process isolation
 - Virtualization via memory management units (MMUs)
 - A core component for many other runtime security features
 - Control Flow Integrity
 - Compartmentalization
 - Etc...
- OS also does a lot of other things for our system...
 - Memory allocation, configuring MMU, context switches
 - Task scheduling
 - Interfacing with hardware peripherals
 - · Disk, network stack, GPU
 - TPM & MMU

Millions of lines of low-level & complex code running as privileged!

Huge TCB!!!


A single vulnerability in the privileged code can undermine all guarantees.

Boot



Loads some trusted Operating System (OS)


Boot



Loads some trusted Operating System (OS)


OS

Boot




Loads some trusted Operating System (OS)

Runtime System Isolation




Boot




Loads some trusted Operating System (OS)

Runtime System Isolation




1 - Malware exploits some OS vulnerability at runtime

Boot




Loads some trusted Operating System (OS)

Runtime System Isolation




2 - Modifies page tables/MMU at will

Boot




Loads some trusted Operating System (OS)

Runtime System Isolation




2 - Modifies page tables/MMU at will

Boot




Loads some trusted Operating System (OS)

Runtime System Isolation




3 - Complete Host Compromise

Boot



Loads some trusted Operating System (OS)


Runtime System Isolation



 Set of techniques and architectures aimed to reduce the size of the TCB implementing the runtime security guarantees

- Set of techniques and architectures aimed to reduce the size of the TCB implementing the runtime security guarantees
- Designed to withstand full compromise of the "feature-rich operating system" (e.g., Linux, Android, etc)
- How?

- Set of techniques and architectures aimed to reduce the size of the TCB implementing the runtime security guarantees
- Designed to withstand full compromise of the "feature-rich operating system" (e.g., Linux, Android, etc)
- How?
 - → Creates another runtime system isolated from the main system
 - dedicated for security critical tasks
 - Manipulate cryptographic secrets
 - Compute on privacy sensitive data



TEEs are applied in various system models.

- User-space
- System-wide
- Virtual machines
- Servers, laptops, desktops, mobile devices, embedded systems
- Various names depending on the model
 - "Trusted Part", "trusted world", "secure world", "enclave"

TPMs

• TPM secrets are not visible outside of the TPM

TPMs

TPM secrets are not visible outside of the TPM

TEEs

TEE secrets are not visible outside of the TEE

TPMs

- TPM secrets are not visible outside of the TPM
- Small, well-defined API to communicated with trusted TPM

TEEs

• TEE secrets are not visible outside of the TEE

TPMs

- TPM secrets are not visible outside of the TPM
- Small, well-defined API to communicated with trusted TPM

- TEE secrets are not visible outside of the TEE
- Small, well-defined API to communicated with trusted "world"

TPMs

- TPM secrets are not visible outside of the TPM
- Small, well-defined API to communicated with trusted TPM
- Fixed functionality (specified by TCG, implemented by TPM manufacturer)

- TEE secrets are not visible outside of the TEE
- Small, well-defined API to communicated with trusted "world"

TPMs

- TPM secrets are not visible outside of the TPM
- Small, well-defined API to communicated with trusted TPM
- Fixed functionality (specified by TCG, implemented by TPM manufacturer)

- TEE secrets are not visible outside of the TEE
- Small, well-defined API to communicated with trusted "world"
- Programmable!


Key difference: TEEs are programmable!

• Programmer can decide the behavior of the "trusted part"

Key difference: TEEs are programmable!

- Programmer can decide the behavior of the "trusted part"
- That comes with a great responsibility....

TEE Manufacturer



TEE Programmer



Trusted Execution Environments

No magic:

• **Isolation:** A bug in the rich OS will not compromise the TEE

BUT

• A bug in the TEE's trusted part can still compromise the TEE so...

Trusted Execution Environments

No magic:

• **Isolation:** A bug in the rich OS will not compromise the TEE

BUT

• A bug in the TEE's trusted part can still compromise the TEE so...

A TEE's trusted part (TCB) must be kept small and simple for verification.

Whenever possible, non-security critical functions should remain outside of the trusted part

TEE vs. TPMs (continued)

TPMs

- Independent peripheral device
- Passive in nature

- Usually implemented as a part of the main CPU itself
- Sometimes can be "active" (see more next lecture...)

In this course, we will cover TEEs from two perspectives:

User-space TEEs

- Focused on high-end systems
- Intel SGX today!

System-level TEE ("split-world")

- Applicable to high-end, mobile, embedded systems
- ARM TrustZone in Android next class


What is Intel SGX's approach for creating a TEE?

Intel SGX Approach:

 Add CPU hardware support to create one (or multiple) "mini-secure worlds" for each user-space process


• A "mini-secure world" is called enclave

Runtime System




Runtime System

Enclave is a protected part of the user-space process




Runtime System



Runtime System

Full software compromise

BUT, the hardware guarantees that the enclave memory remains inaccessible




Each enclave lives within the virtual space of its process

- Unprivileged

 cannot access OS resources directly
- But, OS is also "unprivileged with respect to enclave contents"
 - Only the enclave can access its own code and data
- Enclave:
 - Can only access data code/data within the same process
- A compromised enclave can not escalate to the OS or other processes


Runtime System

What happens?



Runtime System

What happens?



Untrusted Flow within a process... Trusted Application in User-space Enclave entry points **Application Enclave**

Applications are split into two parts: the secure and non-secure


Untrusted Flow within a process... Trusted Application in User-space Enclave entry points **Application** Enclave 1. Create Enclave

The Non-secure part defines and launches the secure enclave

The enclave is placed in SGX reserved & protected part of memory

Flow within a process...

Application in User-space



Untrusted


Enclave entry points


When an enclave function is called, it must go through a dedicated

entry point. This is in the form of an ecall

Once inside, only enclave code can access its data.

Flow within a process...





Untrusted


Trusted


Enclave entry points

While executing, it might need to call a function outside of the enclave

(e.g., a syscall). This is in the form of an ocall

Flow within a process...





Untrusted

Trusted


Enclave entry points

When the enclave function finishes, it safely returns to the application

Flow within a process...

Important:

- Untrusted code can create enclaves
- Including malicious ones
- Enclaves do not trust each other
- They should not share memory



Untrusted

Trusted

Enclave entry points

When the enclave function finishes, it safely returns to the application

Intel SGX Architecture

Isolation in Intel SGX

Enclave life cycle

Memory Translation in SGX

Remote Attestation

Intel SGX Architecture


Isolation in Intel SGX

Enclave life cycle


Memory Translation in SGX

Remote Attestation

Key Architectural enablers:




Key Architectural enablers:



When an enclave is running, memory checks are configured by the CPU hardware itself, (not the Rich OS)

Key Architectural enablers:



Reserved physical memory region for SGX enclaves (128 MB)


Processor reserved memory (PRM)

- 128 MB (SGX V1.0)
- Protected from accesses by CPU
- Divided into two parts

Enclave page cache (EPC):

Stores enclave pages (code & data)

- Used to store enclave metadata
- Used for security checks




Processor reserved memory (PRM)

- 128 MB (SGX V1.0)
- Protected from accesses by CPU
- Divided into two parts

Enclave page cache (EPC):

Stores enclave pages (code & data)

- Used to store enclave metadata
- Used for security checks




Processor reserved memory (PRM)

- 128 MB (SGX V1.0)
- Protected from accesses by CPU
- Divided into two parts

Enclave page cache (EPC):

Stores enclave pages (code & data)

- Used to store enclave metadata
- Used for security checks




Processor reserved memory (PRM)


- 128 MB (SGX V1.0)
- Protected from accesses by CPU
- Divided into two parts

Enclave page cache (EPC):

Stores enclave pages (code & data)


- Used to store enclave metadata
- Used for security checks






Enclave Linear Range (ELRANGE)


Virtual address range for an enclave







Malicious Address Translation (v1)

Illegal access via outside world









SGX Solution:

Keep page mapping metadata inside PRM (EPCM) MMU performs additional check for specific enclave




SGX Solution:

Keep page mapping metadata inside PRM (EPCM) MMU performs additional check for specific enclave




Important:

EPCM metadata is set by CPU hardware when enclave is initialized It is not changed while enclave runs (only after it dies)



EPCM-MMU Checks as a whole:



Intel SGX Architecture

Isolation in Intel SGX

Enclave life cycle

Memory Translation in SGX

Remote Attestation

Enclave Initialization

SGX-specific instructions on Intel CPUs are used to support <u>creation</u> of an enclave within a process:

- ECREATE establish memory address for an enclave
- EADD copies memory pages into an enclave
- **EEXTEND** computes a hash of the enclave contents
- **EINIT** initializes the enclave

Post-creation control flow:


Dedicated functions to enter and exit from the enclave:

- **EENTER** call a function inside the enclave
- **EEXIT** return from enclave into untrusted region

Teardown

• **EREMOVE** – remove the enclave


- BIOS sets up the PRM region
 - At boot time
 - Application starts creating an enclave




- BIOS sets up the PRM region
 - At boot time
 - Application starts creating an enclave

• ECREATE


 Creates a memory address in PRM and assigns ELRANGE in virtual address space.






EADD

- Copy existing code/data into the PRM
- Update mapping information
- Repeat to add as many pages as needed into the EPC region
- Each added page will update mapping info in EPCM entry accordingly
- One EPCM entry per page
- All through hardware



EEXTEND

- Optional step
- Extends a hash-chain with added pages
- Recorded into a dedicated internal register → MRENCLAVE
- Sound familiar?



EEXTEND

- Optional step
- Extends a hash-chain with added pages
- Recorded into a dedicated internal register → MRENCLAVE
- Sound familiar? Works just like extend in TPMs
- Also includes location of extended data

EADD EEXTEND EADD EEXTEND Page Page Data Location Data Location Metadata Metadata SHA-256 SHA-256 SHA-256 SHA-256 MRENCLAVE⁰ MRENCLAVE1 MRENCLAVE² MRENCLAVE3 MRENCLAVE⁴

Works just like a PCR inside the TPM

One MRENCLAVE per enclave is in the PRM

EINIT


- Initialize the enclave
- Finalize the measurements made by EEXTEND
- Cannot call EADD, EEXTEND after EINIT

EENTER

- Activate and enter the enclave
- Switches to "enclave mode"
- Cannot call ENTER before calling EINIT


EEXIT

• Exits enclave, switches to "normal mode"



Intel SGX Architecture – Isolation

All together:




Intel SGX Architecture


Isolation in Intel SGX

Enclave life cycle


Memory Translation in SGX

Remote Attestation







When running in normal mode (non-enclave) => prevent all software accesses to PRM.




ECREATE(enclave1);




Create → create metadata entry for enclave




ECREATE(enclave1); ECREATE(enclave2);



Create → **create** metadata entry for enclave




ECREATE(enclave1); ECREATE(enclave2); ECREATE(enclave3);




Create → **create** metadata entry for enclave


Stored within the PRM "Allowed access table" → SGX Enclave Control Structure




EADD(enclave2, <pageA>)




What happens now?




EADD(enclave2, <pageA>)




- 1. CPU finds a free space in PRM for <pageA>
- 2. CPU allocates <pageA>
- 3. CPU updates "allowed access" table




EADD(enclave2, <pageA>)




- 1. CPU finds a free space in PRM for <pageA>
- 2. CPU allocates <pageA>
- 3. CPU updates "allowed access" table




EADD(enclave2, <pageA>); EADD(enclave2, <pageB>)




- 1. CPU finds a free space in PRM for <pageB>
- 2. CPU allocates <pageB>
- 3. CPU updates "allowed access" table




EADD(enclave2, <pageA>); EADD(enclave2, <pageB>); EADD(enclave2, <pageC>)




- 1. CPU finds a free space in PRM for <pageC>
- 2. CPU allocates <pageC>
- 3. CPU updates "allowed access" table




EINIT(enclave2)



Initialized enclave2... what does it mean?




EINIT(enclave2);




Initialized enclave2... what does it mean?

No modifications to enclave 2 past this point




EINIT(enclave2); **EINIT(enclave1)**




Initialized enclave2... what does it mean?


No modifications to enclave 2 past this point No modifications to enclave 1 past this point



EENTER





Next step: execute the enclave with EENTER



Enclave Execution Example 1:


EENTER(enclave3); Virt Access: 0x00005123






Enclave Execution Example 1:

EENTER(enclave3); Virt Access: 0x00005123




What happens here?


Blocked: enclave3 never initialized



Enclave Execution Example 2:


EENTER(enclave2); Virt Access: 0x00004123






Enclave Execution Example 2:

EENTER(enclave2); Virt Access: 0x00004123




What happens here?

1. HW switches SGX check to enclave 2 table




Enclave Execution Example 2:


EENTER(enclave2); Virt Access: 0x00004123



What happens here?


- 1. HW switches SGX check to enclave 2 table
- 2. MMU lookup \rightarrow 0x0004 : A2345







Enclave Execution Example 3:

EENTER(enclave1); Virt Access: 0x00004123










What happens here?

- 1. HW switches SGX check to enclave 1 table
- 2. MMU lookup \rightarrow 0x0004 : A2345
- 3. Check if access is allowed for enclave $1 \rightarrow$ discard!




EEXIT






EEXIT



EEXIT switches back to the default table

Further Access not possible until EENTER again



Intel SGX Architecture

Isolation in Intel SGX

Enclave life cycle


Memory Translation in SGX

Remote Attestation


SGX Remote Attestation:

- Use EEXTEND to measure data/code pages into MRENCLAVE
- Use EQUOTE to get a quote of the MRENCLAVE contents
- Problem: How to get signing keys to the Enclave?
- Intel's Approach: Provision a Quoting Enclave with Provisioning key
 - Provisioning key burned into the device
 - Quoting enclave attests itself with provisioning key
 - If passes, Intel passes an Attestation Key to Quoting Enclave
 - Quoting then enclave uses Attestation Key for Remote Attestation of App Enclaves


(1) An off platform challenger requests that its enclave produce an attestation




(2) Application requests attestation from the enclave




A local attestation occurs between the (3) Application Enclave and (4) Quoting Enclave



(5) Quote is returned to the application and (6) sent back to the challenger



(7) The challenger uses a verification service to verify the Quote



Much more complicated process than TPM-based

Check out these detailed slides for more

Demo and examples of <u>ECDSA Attestation with Intel SGX</u>

Intel SGX Architecture – Other features

Writing data to external storage

- Risky, also challenging without overheads
- Large data requires moving pages in and out often
- Requires encryption + integrity protection
- Enabled through Memory Encryption Engine read more
 - General use enables physical protection
 - All memory writes out of the CPU are encrypted
 - All memory reads into the CPU are decrypyted

Intel SGX Architecture – Other features

Sealing:

- Bind measurement of the current enclave in MRENCLAVE to a key (EGETKEY)
- Bind identity of enclave author to a key
- Similar idea to what is provided by Wrap Keys in TPM
- Read more

That's all for today!

Coming up....

System-wide TEE in Android → ARM TrustZone

Reminders:

- A4 is due on July 25
- Research project proposals

Resources:

- "Intel's SGX In-depth Architecture" -- Great Intel SGX slides by Syed Kamran
- "Quote Generation, Verification, and Attestation with Intel SGX DCAP"
- "Confidential Computing 101 Intel SGX Technology"
- "Intel SGX Explained"
- "Life Cycle of an SGX Enclave"
- <u>SGX 101</u>